INDEX

A	operand field, 377
accumulator register, 361	Associative Law, 95
accuracy, 5	auxiliary carry flag, 364
active-low signals, 151, 247	AX. See accumulator register
ADC. See analog-to-digital	_
converter	В
adders, 141	base address, 367
full, 144	base pointer, 362
half, 141	base register, 361
address decoder, 243	Basic Input/Output System,
address decoding, 250	245, 248, 261
address latch, 333	BCD. See Binary Coded
address lines, 245	Decimal
addressing	BCD addition, 64
immediate, 392	BEDO. See Burst EDO
pointer, 392	binary addition, 43, 141
register, 391	Binary Coded Decimal, 36
addressing modes, 391	binary conversion, 23, 67
AF. See auxiliary carry flag	binary pulse, 9
aliasing, 31	binary signals, 8
ALU. See arithmetic logic unit	binary subtraction, 45
analog, 3, 26	binary system, 7
analog-to-digital converter, 6,	BIOS. See Basic Input/Output
259	System
AND gate, 72, 73, 74, 90, 109,	bit, 20, 17
114, 153	bitwise operations, 166
AND rules, 97, 98	AND, 167
application layer, 303	OR, 171
arithmetic logic unit, 360	XOR, 171
arithmetic overflow, 67	BIU. See bus interface unit
arrays, 383	boolean algebra, 89
assembler, 375	laws of, 95
assembler directive, 378	simplification, 101
assembly language, 338, 339,	BP. See base pointer
344	buffer, 329
comment field, 378	Burst EDO, 266
instruction field, 377	bus, 244, 325
label field, 376	bus contention, 246

bus interface unit, 365 BX. See base register byte, 20	2's complement, 177 chip select, 242, 246, 256 clock, 210, 220 code segment, 369
C	collisions, 310
cache block, 286, 290 direct mapping, 290, 295 fully associative mapping, 290, 295 hit, 289 L1, 285 L2, 285 line, 286 mapping function, 290 miss, 289 set associative mapping, 290, 297 size, 290 split, 286 tag, 286 write back policy, 300 write policy, 290, 299	combinational logic, 80, 92 Commutative Law, 95 compiler, 375 conditional branching, 327, 388 configuration registers, 333 constant angular velocity, 281 constants, 383 control lines, 245 counter, 213 counter register, 362 CPU. See central processing unit CRC. See cyclic redundancy check crosstalk, 305, 308 CS. See code segment CX. See counter register cyclic redundancy check, 179
write through policy, 299	cylinder, 281
cache replacement algorithm, 290, 295	D
First In First Out, 296 Least Frequently Used, 296 Least Recently Used, 296, 298 Random, 296	data buffer, 333 data lines, 244 data register, 362 data segment, 369 datagrams, 310
capacitor, 262	datalink layer, 304, 306, 308
carry flag, 364	datasum, 175
CAV. See constant angular	DDR SDRAM. See Double
velocity	Data Rate SDRAM
central processing unit, 332	decode cycle, 346, 370
CF. See carry flag	decoders, 154
checksum, 175	DeMorgan's Theorem, 104,
1's complement, 177	110, 119

demultiplexers, 157 destination index, 363 DF. See direction flag DI. See destination index digital signal processing, 7 direct memory access, 356 direction flag, 363	EU. See execution unit exclusive-OR gate, 74, 142 execute cycle, 346, 370 execution unit, 360 Extended Data-Out, 266 extra segment, 369
directive. See assembler	F
directive Distributive Law, 96 divide-by-two circuit, 212 DMA. See direct memory access don't cares, 137 Double Data Rate SDRAM, 267 double word, 20	falling edge, 9, 203 Fast Page Mode, 265 fetch cycle, 346, 370 flags, 327, 360 floating-point, 58 formatting, 283 FPM. See Fast Page Mode frame, 306 fraguency, 12
DRAM. See Dynamic RAM	frequency, 12 frequency modulation, 272
DS. See data segment	
DSP. See digital signal	G
processing duty cycle, 13	Gray code, 39
DX. See data register dynamic RAM, 262	H Hamming Code, 188
E	header, 306
EDO. See Extended Data-Out encoding, 39 endian, big/little, 345	hexadecimal, 35 hexadecimal addition, 61 http, 313
ES. See extra segment	
Ethernet frame, 308 CRC, 309 data, 309 destination address, 309 filler bytes, 309 length, 309 preamble, 308 source address, 309 start delimiter, 309	IC. See integrated circuits ICANN. See Internet Corporation for Assigned Names and Numbers IEEE Std-754, 58 IEEE Std-802.3, 321, 304, 308 IEEE. See Institute of Electrical and Electronics Engineers IF. See interrupt flag

Institute of Electrical and Electronics Engineers, 321	.DATA, 380, 394 .MODEL, 380
instruction pointer, 344, 362	.STACK, 380
instruction queue, 370	DB, DW, DD, DQ, 382
integrated circuits, 159	DUP, 383
Intel assembly	END, 382, 394
ADC, 386	EQU, 383
ADD, 386	PROC, 381, 394
AND, 386	SEGMENT, 378
CALL, 389	Internet Corporation for
clearing bits, 390	Assigned Names and
CMP, 389	Numbers, 321
DEC, 386	internet protocol, 307, 310
DIV, 386	interrupt driven I/O, 354
IN, 385	interrupt flag, 363
INC, 386	interrupt service routine, 354
INT, 391	interrupts, 391, 394
IRET, 391	intersector gap, 280
JMP, 387	intertrack gap, 279
Jxx, 388	inverter, 72, 91, 205
LOOP, 389	I/O channels/processors, 356
MOV, 385, 386	I/O ports, 333, 371
MUL, 386	IP. See instruction pointer or
NEG, 386	internet protocol
NOP, 391	IP address, 169, 254
NOT, 386	IP header
OR, 386	address fields, 313
OUT, 385	fragment offset, 312
PULL, 390	header checksum, 312
PUSH, 390	identification, 311
RET, 389	length, 310
SAL, 387	options, 313
SAR, 387	padding, 313
setting bits, 390	time to live, 312
SHL/SHR, 387	total length, 311
SUB, 386	type of service, 311
XOR, 386	version, 310
Intel directives	ISR. See interrupt service
.CODE, 380, 394	routine

K	modified frequency
Karnaugh map, 126	modulation, 273
Karnaugh map rules, 131	Moore machine, 237
	most significant bit, 20
L	MP3, 7 MSB. <i>See</i> most significant bit
latches	multiplexer, 156
D latch, 209, 223, 242, 262	munipiexer, 130
edge-triggered, 210	N
S-R latch, 209	
transparent latches, 211	NAND gate, 120, 160, 205, 256 NAND-NAND Logic, 119
leakage current, 263	negative-going pulse, 10
least significant bit, 20, 34, 165	network interface card, 309
LED. See light emitting diode	network layer, 304, 310, 313
LIFO, 330	next state truth table, 231
light emitting diode, 13, 147,	nibble, 20, 34
162	NIC. See network interface card
linker, 375	noise, 6
logic gates, 71	non-periodic pulse trains, 10
low level formatting, 283 LSB. <i>See</i> least significant bit	NOT gate. See inverter
LSB. See icast significant bit	NOT rule, 96
M	Nyquist Theorem, 33
MAC address, 309, 321	
machine code, 338	0
maximum, 55	object file, 375
Mealy machine, 237	OF. See overflow flag
memory	offset address, 367
address, 242	one's complement, 46
asynchronous, 266	one's complement
cell, 203	checksum/datasum, 176,
hierarchy, 269	312, 319
magnetic core, 241	Open Systems Interconnection
map, 248, 259, 352	Model, 303, 307 OR gate, 73, 74, 90, 109, 114
model, 380	OR gate, 73, 74, 90, 109, 114 OR rules, 96
processor, 332	O/S level formatting, 283
space, 249	OSI model. See Open Systems
synchronous, 267	Interconnection Model
volatile, 245	output truth table, 231
minimum, 55	output train tuoto, 231

overflow flag, 364

P

packet, 306 Packetyzer, 321 parallel port, 214 parity, 174, 190, 193 parity flag, 364 partitioning, 283 pattern detection, 234 period, 11 periodic pulse trains, 11 PF. See parity flag physical address, 368 physical layer, 304 pipelining, 347 platter, 270 polling, 353 POS. See product-of-sums positive-going pulse, 10 powers of 2, multiplication and division by, 65 preamble, 306 precedence, 92 prefix, 15 presentation layer, 303 principle of locality, 285 processor status register, 327 product-of-sums, 114 program counter, 344 protocol, 306 protocol analyzer, 321 protocol stack, 307 pull-up resistors, 163 pulses, 9, 11

Q

queuing time, 275

R

RAM. See Random Access Memory RAM cache, 285 random access memory, 260 read enable, 242 read only memory, 261 read-write head, 270 refresh circuitry, 263 register, 300, 326, 360 registered ports, 313 request for comments, 320 return address, 389 RFC. See request for comments rising edge, 9, 203 ROM. See Read Only Memory rotational latency, 275, 276 roundoff error, 31 run length limited, 273

S

sampling, 5, 6, 31 SDRAM. See Synchronous **DRAM** sectors, 279 seek time, 275 segment, 369 addressing, 366, 367 registers, 366 Self-Monitoring Analysis and Reporting Technology, 278 sequential access, 278 session layer, 303 seven-segment display, 147 SF. See sign flag SI. See source index sign bit, 50 sign flag, 364 signed magnitude, 51, 56

SMART. See Self-Monitoring Analysis and Reporting Technology SOP. See sum-of-products source index, 363 SP. See stack pointer SRAM. See static RAM SS. See stack segment stack, 330 pointer, 362 segment, 369 state, 217 state diagram, 218 errors, 222 reset condition, 221, 226 transitions, 218, 222, 226 state machine, 217, 222 static RAM, 262 strings, 383 substrate, 270 sum-of-products, 109, 125, 129, 153 switch circuit, 163 Synchronous DRAM, 267 T TCP. See transmission control protocol TCP header	TCP ports, 313 TF. See trap flag thrashing, 295 timing diagram, 79 track, 279 trailer, 306, 307 transfer time, 275, 276 transistors, 7 transmission control protocol, 307, 313 transport layer, 303, 310, 313 trap flag, 363 tristate output, 247 truth table, 75, 83, 110, 112, 115, 118, 126 two's complement, 47 U undefined values, 204 unsigned binary, 17, 55 W Winchester head, 272, 279 word, 20 write enable, 242 X XOR compare, 173 XOR gate. See exclusive-OR
acknowledgement, 315 checksum field, 315	XOR subtraction, 182
control bits, 315 data offset, 315 destination port, 314 option field, 316 sequence number, 314 source port, 314 urgent pointer field, 316 window field, 315	ZBR. See zone bit recording zero flag, 364 ZF. See zero flag zone bit recording, 282

ABOUT THE AUTHOR

David Tarnoff is an assistant professor in the Computer and Information Sciences Department at East Tennessee State University where he teaches computer hardware, embedded system design, and web technologies. He holds a bachelors and masters of science in electrical engineering from Virginia Tech. In 1999, David started Intermation, Inc., a business that develops software for remote data collection and automation. His research interests include embedded system design and the application of web technologies to teaching and research. David lives in Tennessee with his wife and their son.

NOTE TO THE READER

This textbook was developed after years of teaching computer organization to students of computer science. It incorporates the feedback from hundreds of students and dozens of faculty members and industry professionals. The success of this textbook is a direct result of its users. Therefore, it is important that there always be a direct link between the author and the readers. Please send any feedback you have regarding errors, updates to the material, or suggestions for new material to tarnoff@etsu.edu.

In addition, one of the purposes of this book is to put the concepts of computer organization into the hands of anyone who wants to learn about the topic. As a result, electronic versions of this book should be freely downloadable from the Internet. If you cannot find a version for download, please e-mail the author at tarnoff@etsu.edu, and you will be directed to the proper resources.

Thank you for supporting this work.